

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2002-198505

(43)Date of publication of application : 12.07.2002

(51)Int.Cl. H01L 27/146
H04N 5/335

(21)Application number : 2000- (71)Applicant : NIKON
397845 CORP
(22)Date of filing : 27.12.2000 (72)Inventor : SUZUKI
SATOSHI

(54) SOLID-STATE IMAGE PICKUP DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To reduce the occurrence of a troublesuch as smearsensitivity deteriorationetc.caused by oblique incident light in a solid-state image pickup device.

SOLUTION: The solid-state image pickup device is provided with a plurality of picture elements. In the devicetwo photodiodes 1 and 40 are formed against each picture element. Two light entrance openings 24a and 24b are formed in each light shield film 24 correspondingly to the photodiodes 1 and 40. Oblique light reflecting sections 60-62 which partially reflect the light obliquely made incident to the device through the openings 24a and 24b are partially foamed along the whole circumferences of the openings 24a and 24b at height positions between the photodiodes 1 and 40 and oblique light reflecting films 24.

CLAIMS

[Claim(s)]

[Claim 1]In a solid state camera which has a light-shielding film which it has two or more pixelsand one or more light sensing portions are formed to said each pixeland has an opening for light incidence to said one or more light sensing portionsAbout each of all or a part of pixels of said two or more pixelsthe perimeter of said opening corresponding to at least one of said one or more light sensing portions corresponding to the pixel concerned

meets in part at least a solid state camera wherein an oblique light reflection part which reflects a part of oblique light which is the light which enters aslant from the opening concerned in a height position between at least one light sensing portion concerned and said light-shielding film is formed.

[Claim 2] The solid state camera according to claim 1 wherein said oblique light reflection part is formed along with the whole substantially [perimeter / said].

[Claim 3] The solid state camera according to claim 1 or 2 characterized by the side of said reflecting layer reflecting said a part of oblique light including a reflecting layer which comprised material as an electrode layer or a wiring layer located in a downward height position to said light-shielding film with said same oblique light reflection part.

[Claim 4] The solid state camera according to any one of claims 1 to 3 wherein said at least a part of oblique light reflection part is used also [which is located in a downward height position to said light-shielding film / an electrode layer or a wiring layer].

[Claim 5] The solid state camera according to any one of claims 1 to 3 wherein said oblique light reflection part separated from an electrode layer or a wiring layer located in a downward height position to said light-shielding film and is formed.

[Claim 6] The solid state camera according to any one of claims 1 to 5 wherein said at least a part of oblique light reflection part forms through hole structure.

[Claim 7] The solid state camera according to any one of claims 1 to 6 wherein said oblique light reflection part has been arranged so that it may become abbreviated ***** centering on a center position of said opening corresponding to the oblique light reflection part concerned.

[Claim 8] According to a position of a pixel corresponding to the oblique light reflection part concerned said oblique light reflection part Arrangement of the oblique light reflection part concerned to said opening corresponding to said oblique light reflection part corresponding to at least one of pixels which arrangement of the oblique light reflection part concerned to said opening corresponding to the oblique light reflection part concerned is defined and is said two or more pixels The solid state camera according to any one of claims 1 to 6 wherein arrangement of the oblique light reflection part concerned to said opening corresponding to said oblique light reflection part

corresponding to at least one pixel of others of said two or more pixels differs.

[Claim 9] Two or more photoelectric conversion parts which it is two or more photoelectric conversion parts arranged in the shape of two dimensions and each generates a signal charge according to incident light and are accumulated Two or more amplifiers which it is two or more amplifiers provided corresponding to said two or more photoelectric conversion parts and each has regulatory region and produce a signal output according to an electric charge of this regulatory region Two or more transfer parts which transmit a signal charge which were two or more transfer parts provided corresponding to said two or more photoelectric conversion parts was generated respectively and was accumulated by said two or more photoelectric conversion parts to said regulatory region of two or more of said amplifiers respectively Two or more wiring in which each was provided for every line of two or more of said photoelectric conversion parts and two or more semiconductor regions provided corresponding to said two or more amplifiers They are two or more switching elements which are provided for every line of two or more of said photoelectric conversion parts and control electric connection and interception between a semiconductor region of said plurality corresponding to the line concerned and said regulatory region of two or more of said amplifiers corresponding to the line concerned Each is provided with two or more switching elements which make said regulatory region of either of said two or more semiconductor regions corresponding to the line concerned and either of said two or more amplifiers corresponding to the line concerned a main electrode region respectively and them at least one semiconductor region of two or more of said whole semiconductor regions When it is formed so that a signal charge according to incident light may be generated and said two or more switching elements corresponding to the line concerned are in switch-on for every line of two or more of said photoelectric conversion parts While being in the state where said regulatory region of two or more of said amplifiers corresponding to the line concerned was electrically connected to said wiring corresponding to the line concerned When said two or more switching elements corresponding to the line concerned are in a cut off state It will be in the state where said regulatory region of two or more of said amplifiers corresponding to the line concerned was electrically intercepted to said wiring corresponding to the line concerned About each line to which

said at least one semiconductor region relates among lines of two or more of said photoelectric conversion parts. When said two or more switching elements corresponding to the line concerned are in switch-on it will be in the state where said at least one semiconductor region was electrically connected to said wiring corresponding to the line concerned. Said photoelectric conversion part constitutes one of said one or more light sensing portions formed to said pixel. Said at least one semiconductor region formed so that a signal charge according to said incident light might be generated constitutes one light sensing portion of others of said one or more light sensing portions formed to said pixel. The solid state camera according to any one of claims 1 to 8 characterized by things.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to a solid state camera.

[0002]

[Description of the Prior Art] Before solid state camera such as CCD or CMOS image sensor and an amplified type image sensor are provided for example as an image input element of an electronic camera.

[0003] In such conventional various solid state camera it has two or more pixels one or more light sensing portions are formed to said each pixel and it has a light-shielding film with the opening for light incidence to said one or more light sensing portions.

[0004]

[Problem to be solved by the invention] However in the conventional solid state camera it did not have the structure considered about the oblique light which is the light which enters aslant from the opening of said light-shielding film but when a part of oblique light also reached the portion around a light sensing portion various inconvenience had arisen. Generating of a smear, the fall of sensitivity etc. can be mentioned as these inconvenient examples. If said other inconvenient examples are explained for example like the solid state camera currently indicated by JPH11-204769A etc. In the solid state camera provided also with the light sensing portion for an incident-light-quantity monitor besides the light sensing

portion for an image pick-up which receives original incident light in order to obtain a video signal. There was a case where the optical generating electric charge produced according to a part of oblique light which entered from the opening corresponding to the light sensing portion for an image pick-up mixed to the optical generating electric charge which should be essentially acquired from the light sensing portion for an incident-light-quantity monitor and it became impossible to monitor incident light quantity with sufficient accuracy. The inconvenience explained above becomes remarkable as the density of a light sensing portion increases by raising the degree of location of a pixel or providing two or more light sensing portions to one pixel.

[0005] This invention was made in view of such a situation and an object of this invention is to provide the solid state camera which can reduce the inconvenience accompanying the entering oblique light.

[0006]

[Means for solving problem] In order to solve said problem the solid state camera by the 1st mode of this invention in the solid state camera which has a light-shielding film which it has two or more pixels and one or more light sensing portions are formed to said each pixel and has an opening for light incidence to said one or more light sensing portions. About each of all or a part of pixels of said two or more pixels the perimeter of said opening corresponding to at least one of said one or more light sensing portions corresponding to the pixel concerned meets in part at least (the thing of the perimeter met not less than 30% is preferred and). The thing of the perimeter met not less than 50% is more preferred and the thing of the perimeter met not less than 70% is much more preferred. In the height position between at least one light sensing portion concerned and said light-shielding film the oblique light reflection part which reflects a part of oblique light which is the light which enters aslant from the opening concerned is formed.

[0007] Since the oblique light reflection part is formed according to this 1st mode it is reflected by an oblique light reflection part and a part of oblique light enters into a light sensing portion. Therefore while the quantity of the oblique light which enters into the portion around a light sensing portion is reduced the light volume which enters into a light sensing portion increases and sensitivity increases. As a result the inconvenience accompanying the entering oblique light is reduced. For

example a smear is reduced sensitivity increases and the monitor accuracy of incident light quantity increases depending on the case.

[0008] In said 1st mode although an oblique light reflection part may be formed about two or more pixels an oblique light reflection part may be formed only about a pixel of a peripheral side of a field over which said two or more pixels are distributed for example. Since an optic axis of an image formation lens is set up near the center of said field when this carries the solid state camera concerned in an electronic camera for example while light which does not have almost inclination in a pixel near the center of said field enters since distance from an optic axis of said lens becomes large in a pixel of a peripheral side it is because inclination of entering light becomes large.

[0009] A solid state camera by the 2nd mode of this invention is formed along with the whole in said 1st mode substantially [reflection part / said / oblique light / perimeter / said].

[0010] In this 2nd mode since an oblique light reflection part is formed along with the whole substantially [perimeter / said] while being able to reduce further quantity of an oblique light which enters into a portion around a light sensing portion irrespective of direction of an oblique light volume which enters into a light sensing portion increases sensitivity increases further and it is desirable.

[0011] The side of said reflecting layer reflects said a part of oblique light including a reflecting layer which comprised material as an electrode layer or a wiring layer to which said oblique light reflection part is located in a downward height position to said light-shielding film in said 1st or 2nd mode with same solid state camera by the 3rd mode of this invention.

[0012] Since the material of the reflecting layer which constitutes at least a part of oblique light reflection part comprises same material (for example material which uses aluminum as the main ingredients) as said electrode layer or a wiring layer according to this 3rd mode said wiring layer can be formed when manufacturing the solid state camera concerned by the same manufacturing process as said electrode layer or a wiring layer. For this reason an oblique light reflection part can be formed easily and a cost cut can be aimed at.

[0013] The solid state camera by the 4th mode of this invention is used also [to which said at least a part of oblique light reflection part is located in a downward

height position to said light-shielding film / the electrode layer or wiring layer] in said 1st [the] thru/or the 3rd one of modes.

[0014] Since at least a part of oblique light reflection part is used also [wiring layer / said electrode layer or] according to this 4th mode structure becomes easy and a cost cut can be aimed at.

[0015] In said 1st [the] thru/or the 3rd one of modes said oblique light reflection part separates the solid state camera by the 5th mode of this invention from the electrode layer or wiring layer located in a downward height position to said light-shielding film and it is formed.

[0016] In said 1st [the] thru/or the 3rd mode like said 4th mode although at least a part of oblique light reflection part may be used also [wiring layer / said electrode layer or] the oblique light reflection part may be separated from said electrode layer or the wiring layer like said 5th mode.

[0017] In said 1st [the] thru/or the 5th one of modes as for the solid state camera by the 6th mode of this invention said at least a part of oblique light reflection part forms through hole structure. Here although through hole structure means the same structure as a through hole any may be sufficient as the existence of the function of an electrical link.

[0018] Since through hole structure is adopted according to this 6th mode the area of the effective reflector in an oblique light reflection part can be increased the reflected amount to an oblique light can be increased the light volume which enters into a light sensing portion while being able to reduce further the quantity of the oblique light which enters into the portion around a light sensing portion increases the sensitivity increases further and it is desirable. The through hole structure of an oblique light reflection part can also be formed when manufacturing the solid state camera concerned by the same manufacturing process as the through hole about the electrode layer or wiring layer located in a downward height position to a light-shielding film. For this reason an oblique light reflection part can be formed easily and a cost cut can be aimed at.

[0019] In said 1st [the] thru/or the 6th one of modes the solid state camera by the 7th mode of this invention is arranged so that said oblique light reflection part may serve as abbreviated ***** centering on the center position of said opening corresponding to the oblique light reflection part concerned.

[0020] Although direction of an oblique light which enters

into an opening according to a position of a pixel
differs if an oblique light reflection part is arranged like
said 7th mode so that it may become abbreviated

*****dispersion in the reflection property (reflected
amount of an oblique light reflection part) of an oblique
light reflection part by a position of a pixel can be
reduced and it is desirable. And since it becomes possible
to make the same arrangement to an opening of an oblique
light reflection part also about which pixel according to
said 7th mode a design pattern etc. become easy.

[0021] In said 1st [the] thru/or the 6th one of modes a
solid state camera by the 8th mode of this invention the
(a) aforementioned oblique light reflection part According
to a position of a pixel corresponding to the oblique light
reflection part concerned arrangement of the oblique light
reflection part concerned to said opening corresponding to
the oblique light reflection part concerned is defined (b)
Arrangement of the oblique light reflection part concerned
to said opening corresponding to said oblique light
reflection part corresponding to at least one pixel in said
two or more pixels Arrangement of the oblique light
reflection part concerned to said opening corresponding to
said oblique light reflection part corresponding to at
least one pixel of others of said two or more pixels
differs.

[0022] By this 8th mode as well as said 7th mode dispersion
in the reflection property (reflected amount of an oblique
light reflection part) of an oblique light reflection part
by a position of a pixel can be reduced and it is desirable.

[0023] In said 1st [the] thru/or the 8th one of modes a
solid state camera by the 9th mode of this invention Two or
more photoelectric conversion parts which it is two or more
photoelectric conversion parts arranged in the shape of two
dimensions and each generates a signal charge according to
incident light and are accumulated Two or more amplifiers
which it is two or more amplifiers provided corresponding
to said two or more photoelectric conversion parts and each
has regulatory region and produce a signal output according
to an electric charge of this regulatory region Two or more
transfer parts which transmit a signal charge which were
two or more transfer parts provided corresponding to said
two or more photoelectric conversion parts was
generated respectively and was accumulated by said two or
more photoelectric conversion parts to said regulatory
region of two or more of said amplifiers respectively Two or
more wiring in which each was provided for every line of
two or more of said photoelectric conversion parts and two

or more semiconductor regions provided corresponding to said two or more amplifiers. They are two or more switching elements which are provided for every line of two or more of said photoelectric conversion parts and control electric connection and interception between a semiconductor region of said plurality corresponding to the line concerned and said regulatory region of two or more of said amplifiers corresponding to the line concerned. Each is provided with two or more switching elements which make said regulatory region of either of said two or more semiconductor regions corresponding to the line concerned and either of said two or more amplifiers corresponding to the line concerned a main electrode region respectively. (a) at least one semiconductor region of two or more of said whole semiconductor regions. When it is formed so that a signal charge according to incident light may be generated and said two or more switching elements corresponding to the line concerned are in switch-on for every line of a photoelectric conversion part of the (b) aforementioned plurality. While being in the state where said regulatory region of two or more of said amplifiers corresponding to the line concerned was electrically connected to said wiring corresponding to the line concerned. When said two or more switching elements corresponding to the line concerned are in a cut off state. It will be in the state where said regulatory region of two or more of said amplifiers corresponding to the line concerned was electrically intercepted to said wiring corresponding to the line concerned. (c) About each line to which said at least one semiconductor region relates among lines of two or more of said photoelectric conversion parts. When said two or more switching elements corresponding to the line concerned are in switch-on. It will be in the state where said at least one semiconductor region was electrically connected to said wiring corresponding to the line concerned. (d) Said at least one semiconductor region formed so that said photoelectric conversion part might constitute one of said one or more light sensing portions formed to said pixel and a signal charge according to the (e) aforementioned incident light might be generated. One light sensing portion of others of said said one or more light sensing portions formed to said pixel is constituted.

[0024]. As [indicated / this 9th mode / in said 1st / the / thru/or the 8th mode / by JPH11-204769A] It is the example applied to the solid state camera provided also with the light sensing portion for an incident-light-quantity monitor (said semiconductor region) besides the

light sensing portion for an image pick-up (said photoelectric conversion part) which receives incident light original for an image pick-up. According to this 9th mode it also becomes possible to acquire the effect of being able to monitor incident light quantity with sufficient accuracy for example.

[0025]

[Mode for carrying out the invention] Hereafter the solid state camera by this invention is explained with reference to Drawings.

[0026] [A 1st embodiment]

[0027] Drawing 1 is an outline top view showing typically the unit pixel of the solid state camera by a 1st embodiment of this invention. Drawing 2 is the outline sectional view which met X1-X2 line in drawing 1. Drawing 3 is the outline sectional view which met Y1-Y2 line in drawing 1. Drawing 4 is the outline sectional view which met Y3-Y4 line in drawing 1. Drawing 5 is a circuit diagram showing the equivalent circuit of this unit pixel.

[0028] The solid state camera by this embodiment has the composition with which the unit pixel shown in drawing 1 thru/or drawing 5 was arranged by the two-dimensional matrix (mxn). The photo-diode 1 as a photoelectric conversion part which generates and accumulates the signal charge according to incident light as this unit pixel is shown in drawing 1 thru/or drawing 5. The junction field effect transistor (henceforth "JFET") 2 as an amplifier which produces the signal output (amplified output) according to the electric charge of the gate region 15 as regulatory region. The transfer gate 3 which consists of polysilicon as a transfer part which transmits the signal charge generated and accumulated with the photo-diode 1 to the gate region 15 of JFET 2. The reset drain wiring 24 as wiring in which driving signal ϕ_{IRS} for controlling the potential of the gate region 15 concerned while making the electric charge of the gate region 15 of JFET 2 discharge is supplied. The reset drain 4 as a P type diffusion layer (P-type semiconductor region) provided corresponding to JFET 2. It is P channel MOSFET 9 which is the insulated gate type transistors as a switching element which controls the electric connection and interception between this reset drain 4 and the gate region 15 of JFET 2. P channel MOS FET 9 which uses the reset gate 5 as a control electrode while making the reset drain 4 of the pixel concerned and the gate region 15 of JFET 2 of the pixel concerned into a main electrode region respectively. Preparation *****.

[0029] Said photo-diode 1, JFET 2 and the reset drain 4. It is

formed into the low concentration N type epitaxial layer 11 formed in the main table side side upper part of the N type high concentration silicon substrate 10 and the transfer gate 3 and the reset gate 5 are formed via the insulator layer 33 on the N type epitaxial layer 11.

[0030] The P type charge storage field 12 formed into the N type epitaxial layer 11 as the photo-diode 1 was shown in drawing 3 and drawing 4. It comprises the high-concentration N-type semiconductor field 13 formed near the semiconductor surface of the P type charge storage field 12 upper part and the N type epitaxial layer 11 and has become a photo-diode of a flush type.

[0031] The gate region 15 which consists of a P type diffusion layer formed into the N type epitaxial layer 11 as JFET2 is shown in drawing 2 and drawing 3. High-concentration N type source region 14 and the N type channel regions 17 which were formed all over this P type gate region 15. It comprises a drain area which consists of a portion of the N type epitaxial layer 11 of a position which faces the source region 14 across the channel regions 17. An electric charge of the photo-diode 1 is received in the gate region 15 and this is amplified and outputted.

[0032] As shown in drawing 1, drawing 3 and drawing 4, the high-concentration N type diffusion layer 16 used as the isolation region between the pixels which adjoin mutually is continuously formed in the peripheral region of a pixel with N type source region 14 and the N type epitaxial layer 11 which constitute the photo-diode 1. Therefore, N type region (1113) of the PN junction which constitutes the photo-diode 1 and the N type drain region (a part of N type epitaxial layer 11) of JFET are electrically connected.

[0033] The P type gate region 15 of JFET2 is formed so that it may face across the N type channel regions 17 from the upper and lower sides. It suppresses a board bias effect and it has structure which oppresses gain dispersion at the same time it raises the gain of source follower operation.

[0034] The transfer gate 3 comprises a gate electrode formed via the insulator layer 33 on a border area of the P type charge storage field 12 of the photo-diode 1 and the P type gate region 15 of JFET2 as shown in drawing 3. An electric charge accumulated in the P type charge storage field 12 of the photo-diode 1 is transmitted to the P type gate region 15 of JFET2.

[0035] That is, P channel MOS FET comprises a P type region (P type charge storage field 12) of a PN junction which constitutes the photo-diode 1, the transfer gate 3 and the P type gate region 15 of JFET2.

[0036]. As the reset drain 4 was shown in drawing 2 and drawing 4 were formed into the N type epitaxial layer 11. An electric charge which comprised a P-type semiconductor region and generation accumulation was carried out with the photo-diode land was transmitted to the P type gate region 15 of JFET2 is discharged. Potential of the P type gate region 15 of JFET2 is controlled via the reset gate 5 (namely P channel MOS FET9 which has the reset gate 5).

[0037] The reset gate 5 comprises a gate electrode formed via the insulator layer 33 on a border area with the reset drain 4 which is the P type gate region 15 and a P-type semiconductor region of JFET2 as shown in drawing 2. An electric connectable state of the P type gate region 15 of JFET2 and the reset drain 4 is controlled. That is as mentioned above, P channel MOS FET9 comprises the P type gate region 15 of JFET2, the reset gate 5 and the reset drain 4. This MOSFET9 is using the reset gate 5 as a control electrode while making the reset drain 4 of the pixel concerned and the gate region 15 of JFET2 of the pixel concerned a main electrode region respectively.

[0038] On a border area of the P type gate region 15 of JFET2 of the pixel concerned and the reset drain 4 of an adjacent pixel of one side of a line writing direction, the gate electrode (gate electrode of left-hand side in drawing 1 and drawing 2) 5a is formed via the insulator layer 33. On a border area of the reset drain 4 of the pixel concerned and the P type gate region 15 of JFET2 of an adjacent pixel of the other side of a line writing direction, the gate electrode (gate electrode of right-hand side in drawing 1 and drawing 2) 5a is formed via the insulator layer 33. That is, if the P type gate region 15 of JFET2 of the pixel concerned and the reset drain 4 of an adjacent pixel of one side of a line writing direction are made into a main electrode region respectively, Drawing 1 as a switching element between pixels which both use the gate electrode 5a of left-hand side in drawing 1 as a control electrode and P channel MOSFET9a of left-hand side in drawing 2 is reached. If the reset drain 4 of the pixel concerned and the P type gate region 15 of JFET2 of an adjacent pixel of the other side of a line writing direction are made into a main electrode region respectively, P channel MOS FET9a of drawing 1 as a switching element between pixels which both use the gate electrode 5a of right-hand side in drawing 1 as a control electrode and right-hand side in drawing 2 is formed. The gate electrodes 5a and 5a are continuously formed with polysilicon with the reset gate wiring 21 as well as the reset gate 5 and the

gate electrodes 5a and 5a and the reset gate 5 are connected in common by the reset gate wiring 21 concerned. [0039]The overflow control field 6 which leads the electric charge superfluously generated with the photo-diode 1 to the reset drain 4 is formed. The overflow control field 6 The P type charge storage field 12 of the photo-diode 1It consists of a P-type semiconductor region formed in N type epitaxial layer 11 inside of a border area with the reset drain 4and the overflow operation which leads the electric charge superfluously generated with the photo-diode 1 to the reset drain 4 is controlled. Near the semiconductor surface of the overflow control field 6 upper partthe high-concentration N-type semiconductor field 16 mentioned above is formed. Namelythe P type charge storage field 12 of the photo-diode 1the P type overflow control field 6and the reset drain 4P channel JFET which considered it as the source regionchannel regionsand a drain areaand made the gate region the high-concentration N-type semiconductor field 16 and the N type epitaxial layer 11respectively is formed. This P channel JFET is in a cutoff (interception) statewhen the photo-diode 1 is carrying out standard operationand a light strong against the photo-diode 1 entersIf the electric charge (in this casepositive charge by a hole) more than the constant rate in the P type charge storage field 12 is accumulatedit will be got blockedand if it goes up more than a level with the potential of the P type charge storage field 12it is formed so that it may be in a conduction (one) state. Thereforethe electric charge generated superfluously flows into the reset drain 4 via the overflow control field 6 with the photo-diode 1. These excess charges are discharged from the reset drain wiring 24 via a predetermined course. The high-concentration N-type semiconductor field 16 formed near the semiconductor surface of the overflow control field 6 upper part is continuously formed with the high-concentration N-type semiconductor field 13 formed near the surface of the photo-diode 1. Thereforethe neighborhood of a semiconductor surface of the P type charge storage field 12 of the photo-diode 1 serves as structure covered in the high-concentration N-type semiconductor field (13 and 16) also including a peripheral regionand the photo-diode 1 is an embedding photo-diode. Although the high-concentration N-type semiconductor field (13 and 16) is not formed in the end by the side of the transfer gate 3 of the photo-diode 1and the transfer gate 3 lower part on structurethe performance (low dark current characteristic by depletion[non-]izing of a semiconductor surface) of an

embedding photo-diode is held. During the period when as for this the photo-diode 1 is performing accumulation operation of the signal charge by photoelectric conversion it is because are in an interception (OFF) state high-level pulse voltage is impressed an electron is induced near the semiconductor surface of this field as a result and the transfer gate 3 is made into a high-concentration N-type semiconductor field. Thus the photo-diode 1 is a JFET type horizontal-type overflow drain structure the embedding type photo-diode which it had and by overflow structure. Since the depletion layer produced in a PN junction part does not reach a semiconductor surface with an embedding photo-diode while being able to oppress the phenomenon of a blot of blooming a smear etc. dark current is oppressed. In order that an electric charge may not remain in a photo-diode after an electric charge is transmitted (based on full transmission or perfect depletion-ization) the ideal characteristic which stopped the afterimage and the reset noise is obtained.

[0040] In addition the transfer gate wiring 20 which consists of polysilicon the reset gate wiring 21 which consists of polysilicon the reset drain wiring 24 which consists of the 2nd layer Al film and which was mentioned above and the vertical signal wire (source wiring of JFET2) 22 by the 1st layer Al film are also formed as shown in a figure. Namely N type source region 14 of each JFET2 is connected in common to vertical scanning directions (line direction) by the vertical signal wire 22 for every sequence. In the transfer gate 3 the reset gate 5 is connected in common to the horizontal scanning direction (line writing direction) by the reset gate wiring 21 the whole line with the transfer gate wiring 20 respectively.

[0041] According to this embodiment the reset drain wiring 24 is made to serve a double purpose as a light-shielding film. While the opening 24a for light incidence is formed in the field corresponding to the photo-diode 1 the opening 24b for light incidence is formed in the field corresponding to the reset drain 4 at the reset drain wiring 24. The reset drain wiring 24 as a light-shielding film covers the field except the photo-diode 1 and the reset drain 4 and is shading this field. Although the reset drain wiring 24 is not shown in Drawings it is electrically connected to the reset drain 4 of any one or more horizontal pixels for every line.

[0042] The reset drain 4 is a P-type semiconductor region as mentioned above and the N-type semiconductor field (N type epitaxial layer) 11 is arranged under this. Since reverse bias of the reset drain 4 and the N-type semiconductor field 11 is always carried out (VDD > ϕ_{RSD}) the reset drain

4 commits them as photo-diode 40 with the another photo-diode 1 as a photoelectric conversion part. In this photo-diode 40 the photoelectric current by the signal charge (this example hole) by which it was generated according to the light which entered into the opening 24b occurs. That is in this embodiment the reset drain 4 as a semiconductor region is formed so that the signal charge according to incident light may be generated. Thus in this embodiment to one pixel in order to obtain a video signal the photo-diode 40 as a light sensing portion for an incident-light-quantity monitor is also formed besides the photo-diode 1 as a light sensing portion for an image pick-up which receives original incident light.

[0043] And in this embodiment as shown in drawing 1 and drawing 4 in between the photo-diode 1 and the photo-diodes 40 the oblique light reflecting film 60 which consists of the 1st layer Al film is formed in the height position between the photo-diodes 1 and 40 and the light-shielding film (reset drain wiring) 24. The both side surfaces of the oblique light reflecting film 60 meet a part of perimeter of the opening 24a (it corresponds to the photo-diode 1) of the wiring 24 of the light-shielding film 24 and a part of perimeter of the opening 24b (it corresponds to the photo-diode 40) respectively and form the oblique light reflector respectively. Between the oblique light reflecting film 60 and the light-shielding film 24 while the grooved through hole 61 where it filled up with tungsten along with a part of perimeter of the opening 24a is formed the grooved through hole 62 where it filled up with grooved tungsten along with a part of perimeter of the opening 24b is formed. The oblique light reflecting film 60 and the through hole 61 constitute the oblique light reflection part formed along with a part of perimeter of the opening 24a from this embodiment. The oblique light reflecting film 60 and the through hole 62 constitute the oblique light reflection part formed along with a part of perimeter of the opening 24b.

[0044] An operation of these oblique light reflection parts is explained in full detail behind.

[0045] Drawing 6 is a circuit diagram showing the solid state camera by this embodiment which arranged the unit pixel shown in drawing 1 thru/or drawing 5 to the two-dimensional matrix (mxn).

[0046] Each pixel used as a unit pixel so that the explanation about the structure mentioned above may also show Two P channel MOSFET 9a over JFET 2 the transfer gate 3 and the 5 adjacent pixel reset gate that exists in [one] 4 or

1 pixel of reset drains by halves. In order to obtain a video signal it comprises the photo-diode 1 as a light sensing portion for an image pick-up which receives original incident light and the photo-diode 40 as a light sensing portion for an incident-light-quantity monitor. As a switching element which controls the electric connection and interception between the reset drain 4 and the gate region 15 of JFET2, the P channel MOS transistor 9 which comprises the gate region 15, the reset gate 5 and the reset drain 4 of JFET2 exists in [one] 1 pixel. These are electrically connected as shown in drawing 5.

[0047] The source region (S) 14 which is every JFET2 is connected in common by the vertical signal wire 22-1 - 22-n (equivalent to the vertical signal wire 22 in drawing 5) for every sequence of matrix arrangement respectively.

[0048] The drain area (D) which is every JFET2 is connected to the drain power supply VDD by the N type epitaxial layer 11 [all the / pixel].

[0049] For every line of matrix arrangement it is connected by the transfer gate wiring 20-1 - 20-m (equivalent to the transfer gate wiring 20 in drawing 5) common to a horizontal scanning direction and the transfer gate 3 is connected to the vertical scanning circuit 7. And it operates for every line by drive pulse ϕ_{ITG1} sent out from the vertical scanning circuit 7 - ϕ_{ITGm} .

[0050] In each line of matrix arrangement the reset drain 4 and the gate region 15 of JFET2 are arranged by turns at a line writing direction (horizontal scanning direction) the gate electrode 5a is altogether arranged between each pixel and said P channel MOS FET 9a is formed. In each line of matrix arrangement the gate electrode 5a between all the reset gates 5 in the pixel of the line concerned and the pixel of the line concerned. It is altogether connected by the reset gate wiring 21 common to a line writing direction for every line and by drive pulse ϕ_{IRSG1} sent out from the vertical scanning circuit 7 - ϕ_{IRSGm} it will operate for every line and P channel MOS FET 9 and 9a as a switching element of the line concerned will be altogether turned on and off simultaneously.

[0051] For this reason since the reset drain wiring 24 is electrically connected to the reset drain 4 of any one or more horizontal pixels for every line so that drawing 6 may also show when the one [all the MOSFETs 9 and 9a of the line concerned] (it is in switch-on) for every line it will be in the state where the gate region 15 and the reset drain 4 of JFET2 of the line concerned were electrically connected to the reset drain wiring 24 of the line

concerned[of all the pixels] The gate region 15 and the reset drain 4 of all the JFET2 of the line concerned are electrically connected by P channel MOS FET9a between pixels. Therefore the reset drain 4 will be in the state where it was electrically connected to the reset drain wiring 24 of the line concerned also about the gate region 15 of JFET2 of the pixel which is not directly connected to the reset drain wiring 24. When all the MOSFETs 9 and 9a of the line concerned turn off for every line (it is in a cut off state) it will be in the state where the gate region 15 of JFET2 of all the pixels of the line concerned was electrically intercepted to the reset drain wiring 24 of the line concerned.

[0052] Therefore by giving driving signal ϕ_{iRS} for controlling the potential of the gate region 15 concerned for every line while making the reset drain wiring 24 of the line concerned discharge the electric charge of the gate region 15 of JFET2 This signal can be given to the gate region 15 of JFET2 of all the pixels of the line concerned.

[0053] About each line when one [all the P channel MOS FET 9 and 9a of the line concerned] Since the gate region 15 and the reset drain 4 of all the JFET2 of the line concerned are electrically connected by P channel MOS FET9a between pixels the reset drain 4 of the line concerned It will be in the state where it was electrically connected to the reset drain wiring 24 of the line concerned via P channel MOSFET9a of the line concerned and the reset drain 4. Therefore the photoelectric current by the signal charge (this embodiment hole) by which it was generated according to the light which entered from said opening 24b can be made to output from the reset drain wiring 24 of the line concerned.

[0054] About each line the reset drain wiring 24 of each line concerned It is connected to the outputting part of each drive pulse ϕ_{iRS} of the line of the vertical scanning circuit 7 concerned via switch QA which consists of MOSFETs etc. respectively and the switch QB is further connected respectively between the reset drain 24 of each line concerned and the light volume monitor signal output terminal 50. Drive pulse ϕ_{iPD} is impressed to the gate electrode of each switch QA and the pulse which reversed drive pulse ϕ_{iPD} at the knot gate 51 is impressed to the gate electrode of each switch QB. In this embodiment said each switch QA and each switch QB to the reset drain wiring 24 of each line. The state where driving signal ϕ_{iRS} for controlling the potential of the gate region 15 concerned while making the electric charge of the gate region 15 of JFET2 of each pixel of the line concerned discharge is

suppliedThe switching part which changes the state of making the signal which appeared in the wiring 24 concerned outputting from the reset drain wiring 24 of the line concerned is constituted. Thereforein this embodimentthe photoelectric current I_p generated in the reset drain 4 of each pixel can be outputted to the element exterior from the terminal 50 via the switch QB.

[0055]It is connected to the constant current source 26-1 - 26-n in one sideconstant current flows from the constant current source 26-1 - 26-n by thisand the vertical signal wire 22-1 - 22-n constitute the source follower circuit from JFET4and the constant current source 26-1 - 26-n. It is connected to the output side of this source follower circuit at the difference processing circuit 27-1 as readout circuitry - 27-nrespectively. The difference processing circuit 27-1 - 27-n comprise the capacity 28-1 - 28-nand the switches 29-1such as MOSFET- 29-n. Common connection of the gate of the switch 29-1 - 29-n is carried outand it operates by pulse ϕ_{iN} . The outputting part of the difference processing circuit 27-1 - 27-n is connected to the signal output line 34 via the level selecting switch 39-1 - 39-n. The level selecting switch 39-1 - 39-n operate sequentially by the pulse ϕ_{iH1} sent out from the horizontal scanning circuit 8 - ϕ_{iH} and make the output of the difference processing circuit 27-1 - 27-n output to the signal output line 34 one by one. This output is outputted outside via the output amplifier 35 connected to the signal output line 34. The output signal line 34 is grounded via the switch 36. This switch 36 operates by pulse ϕ_{iH} .

[0056]Nextthe drive timing chart of the shutter of the solid state camera and the camera concerned in the case of picturizing Still Picture Sub-Division using the single lens reflex camera digital still camera etc. which carry the solid state camera by this embodiment is shown in drawing 7.

[0057]In the period T1a of the first half within the period T1the transfer gate 3 of all the pixels is turned on and offthe electric charge of the photo-diode 1 which are all the pixels is transmitted to the gate region 15 of JFET2and the photo-diode 1 is reset. Since each drive pulse ϕ_{iRSD} serves as the voltage VGHeach drive pulse ϕ_{iRSG} serves as a low level at this time and P channel MOS FET 9 and 9a is turned on altogetherthe gate region 15 of JFET2 is set as the voltage VGH.

[0058]Nexteach drive pulse ϕ_{iRSD} is made high-level in the period T1b of the second half within the period T1Also at this timesince P channel MOS FET 9 and 9a is turned on

altogether the gate region 15 of JFET2 of all the pixels is set as the voltage VGL (potential which makes JFET4 turn off) initialization of a pixel is completed and preparation included in an exposed state is completed.

[0059] In the period T2 the shutter 101 will open and it will be in an exposed state. P channel MOS FET 9 and 9a of the line containing said 1st pixel that has a function which monitors light volume at this time is turned on altogether. And since pulse ϕ_{IPD} is a low level and switching QA turns off it has changed to the state where the reset drain wiring 24 was connected to the output terminal 50. [the switch QB] As a result the photoelectric current I_p generated in each pixel flows into the photoelectric current integration circuit (not shown) of a shutter control circuit and the output voltage V_{ip} changes as shown in drawing 7. Since inclination of the voltage V_{ip} is proportional to the incident light intensity to the solid state camera 15 when it monitors the voltage V_{ip} while exposing a desired light exposure it can ask in real time. That is when the output voltage V_{ip} of a photoelectric current integration circuit exceeds the reference voltage V_c by drawing 7a control signal is sent from a shutter control circuit and a shutter is closed. Then each line is read one by one.

[0060] Since one [period T3 / the switch QB turns off and / switching QA] the reset drain wiring 24 has changed to the vertical scanning circuit 7 side. Since P channel MOS FET 9 and 9a is altogether turned on at this time the gate region 15 of JFET2 is set as the voltage V_{GH} and after that P channel MOS FET 9 and 9a turns it off and it is made floating by drive pulse ϕ_{IRSD} of the line concerned.

[0061] In the period T4 a signal is read from the source region 14 of JFET2 in source follower mode and it is held as the reference signal (dark output) V_{ref} at the capacity 28 of the difference processing circuit 27. And if pulse ϕ_{IN} becomes a low and the switch 29 turns off the output side (29 sides) of the capacity 28 will become floating.

[0062] In the period T5 the lightwave signal electric charge accumulated in the photo-diode 1 is transmitted to the gate region 15 of JFET2 via the transfer gate 3. Since the output side of the capacity 28 is floating at this time difference signal $V_s - V_{ref}$ of the lightwave signal (bright output) V_s and the reference signal (dark output) V_{ref} read from the source region 14 of JFET2 (S) appears.

[0063] In the period T6 one by one with the horizontal scanning circuit 8 and difference signal $V_s - V_{ref}$ which is each pixel of the line concerned is read from capacity 28-i

as a picture signal and is outputted from the output terminal OUT via the output amplifier 35. [the level selecting switch 39]

[0064] Said period T3 - T6 are successively repeated about each line.

[0065] Thus since the solid state camera by this embodiment can monitor the light volume which carries out direct entering to a solid state camera during exposure in real time even if incident light quantity changes it can be picturized by the always optimal exposure time at the digital still camera using the solid state camera concerned. About the case where a stroboscope is used similarly TTL modulated light can be carried out and it can picturize by the optimal exposure time.

[0066] Here the solid state camera as a comparative example shown in drawing 8 thru/or drawing 11 is compared and explained about the technical meaning of the oblique light reflection part (the oblique light reflecting film 60 the through holes 61 and 62) mentioned above.

[0067] Drawing 8 thru/or drawing 11 support drawing 1 thru/or drawing 4 respectively. In drawing 8 thru/or drawing 11 identical codes are given to an element which is the same as an element in drawing 1 thru/or drawing 4 or corresponds and the overlapping explanation is omitted to it. A place where a solid state camera shown in drawing 8 thru/or drawing 11 differs from a solid state camera by this embodiment is only the point that an oblique light reflection part (the oblique light reflecting film 60 the through holes 61 and 62) is not formed.

[0068] As shown [this comparative example] in drawing 9 while monitoring the light volume of the incident light 100 which entered as a part of oblique-incidence light component among the incident light 100 which passed the opening 23. Will pass through the reset gate 5 which consists of polysilicon an optical generating electric charge will be made incorrect-mixed to JFET2 and it will become impossible to grasp incident light quantity correctly as a light volume monitor.

[0069] In this comparative example as shown in drawing 10 while monitoring light volume at the time of the both sides of the between at the time of this photography the electric charge generated by the incident light which passed through the transfer gate 3 which consists of polysilicon will incorrect-mix to JFET2. Therefore while monitor accuracy falls the sensitivity lowering under this photography will be brought about.

[0070] In this comparative example like [as shown in drawing

11] the case of drawing 9 mentioned above. A part of oblique-incidence light component among the lights which were going to face monitoring light volume were going to pass the opening 24a and were originally going to enter into the reset drain 4. Pass the reset gate wiring 21 which consists of polysilicon and the generating electric charge incorrect-mixes via the P type lateral overflow drain diffusion zone 6 to the P type charge storage field 12 (field 12 which appeared the left end in drawing 11) of the photo-diode 1 of an adjacent pixel. It will become impossible to grasp incident light quantity correctly as a light volume monitor. In addition, the inside of the incident light 100 which passed the opening 24b and carried out oblique incidence to the photo-diode 1. While the electric charge generated by the light which passed the transfer gate wiring 20 and invaded will incorrect-mix to the reset drain 4 which constitutes the photo-diode 40 and making the output as a light volume monitor inaccurate. The sensitivity lowering under this photography will be brought about.

[0071] On the other hand, according to this embodiment, although the situation of drawing 2 and drawing 3 is the same as drawing 9 of a comparative example and that of drawing 10 the situations shown in drawing 4 differ by forming the oblique light reflection part mentioned above as greatly as the situation of drawing 11 of a comparative example.

[0072] Namely, according to this embodiment, as shown in drawing 4, the reset gate wiring 21 which consists of polysilicon among lights which were going to pass the opening 24b and were originally going to enter into the reset drain 4 is passed. An oblique-incidence light component which the generating electric charge incorrect-mixes via the P type lateral overflow drain diffusion zone 6 to the P type charge storage field 12 (field 12 which appeared a left end in drawing 11) of the photo-diode 1 of an adjacent pixel in the case of drawing 11. It is reflected on the side of the through hole 62 filled up with the side and tungsten of the oblique light reflecting film 60 which consist of an Al film of the 1st layer and enters into the P type reset drain diffusion zone 4 which should fall essentially. As a result, incorrect mixing to the P type charge storage field 12 of the photo-diode 1 of an adjacent pixel can be controlled and monitor sensitivity and monitor accuracy can be raised.

[0073] According to this embodiment, as shown in drawing 4, also in the portion of the photo-diode 1 similarly. The oblique-incidence light component which passed the opening 24a in the case of drawing 11 and passed the polysilicon transfer

gate wiring 20 and in which the optical generating electric charge was made to incorrect-mix to the P type reset drain diffusion 4. It is reflected on the side of the through hole 61 filled up with the side and tungsten of the oblique light reflecting film 60 which were formed with the Al film of the 1st layer and enters into the P type photo-diode diffusion 12 which should fall essentially. As a result, sensitivity can be raised at the time of this photography without an electric charge's incorrect-mixing to the reset drain 4 at the time of a light volume monitor and reducing the light volume monitor accuracy.

[0074] About the construction material of the oblique light reflecting film 60, what has the high reflectance to incident light is preferred and although metal is preferred, it is preferred to consider it as the 1st layer Al film which uses aluminum as the main ingredients as well as the wiring layer of the 1st layer like this embodiment also from the compatibility of a process. It may separate from an electrode layer or a wiring layer like this embodiment and the oblique light reflecting film 60 may be used also [wiring layer / an electrode layer or].

[0075] About the crevice between the light-shielding film 24 which is an Al film of the 2nd layer and the oblique light reflecting film 60 which is Al films of the 1st layer. Since it becomes a factor of incorrect mixing of oblique-incidence light, it is preferred to control that form the through holes 61 and 62 filled up with tungsten like this embodiment connect and light enters into the crevice.

[0076] About the arrangement pattern of an oblique light reflection part (the oblique light reflecting film 50, the through holes 61 and 62). When making it approach so that the circumference of the reset drain 4 which monitors light volume may be surrounded like this embodiment and arranging reflects an oblique-incidence light component in the position which should enter essentially effectively, it is preferred.

[0077] If arrangement of an oblique light reflection part (the oblique light reflecting film 50, the through holes 61 and 62) has asymmetry (asymmetry about point symmetry) notably to the center (namely opening 24b) of the reset drain 4, when the arrangement pattern to the reset drain 4 is made the same in all the pixels, the dependency over the position of each pixel in the ephotic field of a solid state camera arises in the sensitivity characteristic of a light volume monitor (the light volume which is got blocked reflects by an oblique light reflection part and originally falls to the reset drain 4 by differing

according to the position of a pixel). The sensitivity characteristics of a light volume monitor differ and it is not desirable.

[0078] Namely the optic axis of image formation lens such as a camera from being set up near the center of the field (image area) over which the pixel is distributed. While the direction to which the incident light to each pixel inclines maintains symmetry to said center (for example by the right-hand side pixel and a left-hand side pixel to the center of an image area.) The grade of the inclination that the direction to which incident light inclines becomes reverse becomes large toward the outside from the center (getting it blocked in inclination of the light with which it enters into this as the pixel of a periphery becomes large). For this reason if asymmetry is in a sensitivity characteristic by the element side when making the same the arrangement pattern to the reset drain 4 in all the pixels it is because it becomes difficult for the relation between asymmetry and a position to affect the reflection effect of the oblique-incidence light by an oblique light reflection part and to predict correctly the incident light quantity in each [within an imaging surface] position of a solid state camera.

[0079] Therefore when making the same the arrangement pattern of the oblique light reflection part in each pixel in each pixel it is preferred like this embodiment to arrange an oblique light reflection part to point symmetry to the center of the opening 24b. A design pattern etc. will become easy if the arrangement pattern of the oblique light reflection part in each pixel is made the same.

[0080] But as it arrangement-pattern-***** and the oblique light reflection part to the center of the opening 24b mentioned above according to the position of the pixel to the center (optic axis of an image formation lens) of image area even if it does not adopt arrangement of point symmetry dispersion in the sensitivity between pixels can be reduced. The example is typically shown in drawing 12. In drawing 12 the mass in a grid pattern shows each pixel typically. In drawing 120 shows the optic axis (the center of image area) of the image formation lens (not shown) in space this side and an arrow maps the direction of the incident light over a pixel at a flat surface and it shows it. And arrangement of the reset drain 4 and the opening 24b and the oblique light reflector 60 over this is shown only about four pixels of a periphery as a representative. In this example the oblique light reflector 60 is arranged only to one side of the opening 24b.

[0081]By the way about the pixel near center O incident light hardly inclines so that the above explanation may show. Therefore it is not necessary to necessarily form an oblique light reflection part about the pixel near center O.

[0082] [A 2nd embodiment]

[0083] Drawing 13 is an outline top view showing typically the unit pixel of the solid state camera by a 2nd embodiment of this invention. Drawing 14 is the outline sectional view which met X9-X10 line in drawing 13. Drawing 15 is the outline sectional view which met Y9-Y10 line in drawing 13. Drawing 16 is the outline sectional view which met Y11-Y12 line in drawing 13. These drawing 13 thru/or drawing 16 supports drawing 8 thru/or drawing 11 in which said comparative example is shown respectively while it corresponds to drawing 1 thru/or drawing 4 in which said 1st embodiment is shown respectively.

[0084] In drawing 13 thru/or drawing 16 identical codes are given to an element which is the same as an element in drawing 1 thru/or drawing 4 or corresponds and the overlapping explanation is omitted to it.

[0085] A place where this embodiment differs from said 1st embodiment As the oblique light reflecting film 50 and the through holes 61 and 62 are removed instead each pixel is shown in drawing 13 drawing 14 and drawing 16 So that the oblique light reflecting film 70 which followed the signal read-out line (vertical signal wire) 22 which consists of an Al film of the 1st layer and one may surround the whole perimeter (namely perimeter of the opening 24a) of the reset drain 4 for monitoring light volume It is the point currently formed around reset drain 4 as an oblique light reflection part. Therefore the oblique light reflecting film 70 is used also [line / 22 / which is a wiring layer].

[0086] According to this embodiment although the situation of drawing 15 is the same as that of drawing 10 of a comparative example the situation shown in drawing 14 and drawing 16 differs from drawing 9 of a comparative example and the situation of drawing 11 which were mentioned above greatly by forming the oblique light reflecting film 70 mentioned above.

[0087] Namely the oblique-incidence light component of the incident light which according to this embodiment passed the opening 24a as shown in drawing 14 Without passing through the polysilicon reset gate 5 and making an optical generating electric charge incorrect-mix to JFET2 unlike the case of drawing 9 it is reflected on the side of the oblique light reflecting film 70 formed with the Al film of the 1st layer and enters into the reset drain region 4 from

which it should fall essentially. As a result the sensitivity and accuracy as a light volume monitor can be raised.

[0088] According to this embodiment as shown in drawing 16 the reset gate wiring 21 which consists of polysilicon among the lights which are going to pass the opening 24b and are originally going to enter into the reset drain 4 is passed. The oblique-incidence light component which the generating electric charge incorrectly mixes via the P type lateral overflow drain diffusion zone 6 to the P type charge storage field 12 (field 12 which appeared the left end in drawing 11) of the photo-diode 1 of an adjacent pixel in the case of drawing 11. It is reflected on the side of the oblique light reflecting film 70 which consists of an Al film of the 1st layer and enters into the P type reset drain diffusion zone 4 which should fall essentially. As a result incorrect mixing to the P type charge storage field 12 of the photo-diode 1 of an adjacent pixel can be controlled and monitor sensitivity and monitor accuracy can be raised.

[0089] According to this embodiment as shown in drawing 16a also in the portion of the photo-diode 1 similarly the oblique-incidence light component which passed with the opening 24a in the case of drawing 11 and passed the polysilicon transfer gate wiring 20 and in which the optical generating electric charge was made to incorrectly mix to the P type reset drain diffusion 4. It is reflected on the side of the oblique light reflecting film 70 formed with the Al film of the 1st layer and enters into the P type photo-diode diffusion 12 which should fall essentially. As a result sensitivity can be raised at the time of this photography without an electric charge's incorrect mixing to a reset drain at the time of a light volume monitor and reducing the light volume monitor accuracy.

[0090] As mentioned above although each embodiment of this invention was described this invention is not limited to these embodiments.

[0091] For example this invention is also applicable to various solid state cameras such as CCD and CMOS image sensors and other amplified type image sensors. This invention is also applicable to the solid state camera which has a single light sensing portion to each pixel.

[0092] Since the oblique light reflection part which enclosed the light sensing portion on the whole or selectively is formed between the light sensing portion opening and the semiconductor substrate in the solid state camera by this invention the solid state camera with which

could reflect in the light sensing portion the light which entered aslant from the opening therefore the smear was prevented and sensitivity was increased can be provided.

[0093] When the 2nd photo-diode (the 2nd light sensing portion) other than the 1st photo-diode (the 1st light sensing portion) for picturizing an object image is formed in a unit pixel as a light volume monitor The light which entered aslant from the opening similarly can be reflected in the photo-diode which should fall essentially and the cross talk for these 2 pixels can be controlled.

[0094]

[Effect of the Invention] As explained above according to this invention the inconvenience accompanying the entering oblique light can be reduced.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is an outline top view showing typically the unit pixel of the solid state camera by a 1st embodiment of this invention.

[Drawing 2] It is the outline sectional view which met X1-X2 line in drawing 1.

[Drawing 3] It is the outline sectional view which met Y1-Y2 line in drawing 1.

[Drawing 4] It is the outline sectional view which met Y3-Y4 line in drawing 1.

[Drawing 5] It is a circuit diagram showing the equivalent circuit of the unit pixel shown in drawing 1 thru/or drawing 4.

[Drawing 6] It is a circuit diagram showing the solid state camera by a 1st embodiment of this invention.

[Drawing 7] It is a drive timing chart of a solid state camera and a shutter by a 1st embodiment of this invention.

[Drawing 8] It is an outline top view showing typically the unit pixel of the solid state camera by a comparative example.

[Drawing 9] It is the outline sectional view which met X5-X6 line in drawing 8.

[Drawing 10] It is the outline sectional view which met Y5-Y6 line in drawing 8.

[Drawing 11] It is the outline sectional view which met Y7-Y8 line in drawing 8.

[Drawing 12] It is a figure showing typically the example of the arrangement pattern of an oblique light reflection part.

[Drawing 13] It is an outline top view showing typically the

unit pixel of the solid state camera by a 2nd embodiment of this invention.

[Drawing 14]It is the outline sectional view which met X9-X10 line in drawing 13.

[Drawing 15]It is the outline sectional view which met Y9-Y10 line in drawing 13.

[Drawing 16]It is the outline sectional view which met Y11-Y12 line in drawing 13.

[Explanations of letters or numerals]

1 and 40 Photo-diode (light sensing portion)

2 JFET

3 Transfer gate

4 Reset drain

5 Reset gate

6 The lateral overflow drain diffusion zone of P type

7 Vertical scanning circuit

8 Horizontal scanning circuit

9 P channel MOS FET

10 High concentration N type silicon substrate

11 Low concentration N type epitaxial layer

12 P type photo-diode diffusion zone

13 N molding surface depletion-ized element diffusion zone

14 The N type source diffused layer of JFET

15 The P type gate diffusion layer of JFET

16 N type isolation diffusion zone

17 The N type channel diffusion layer of JFET

18 The reset drain diffusion zone of P type

20 Transfer gate wiring which consists of polysilicon

21 Reset gate wiring by polysilicon

22 Signal read-out wiring by 1st layer aluminum

24 Reset drain wiring which made the light-shielding film

by the two-layer eye AL serve a double purpose

24a and 24b Opening

60 and 70 Oblique light reflecting film

61 and 62 Through hole

100 Incident light
